PALLAS / X /

A/D and D/A CONVERSION/SAMPLING CIRCUITS GENERAL ENGINEERING TOPICS HIGH-SPEED SIGNAL PROCESSING MEASUREMENT CIRCUITS MISCELLANEOUS CIRCUITS

Automating ADC Data Collection

This article describes an automated data collection system for analog-to-digital converters (ADCs). It discusses the advantages of automating data collection as well as a detailed description of the hardware and software. It goes on to explain the operation of the system and give some data examples.

Introduction

In order to characterize data converters more efficiently and with better repeatability, a laboratory test setup can be automated. There are three key advantages:

- Since the software configures the test equipment, the same instrument settings are used each time a part is characterized.
- When the software captures data, it stores it in a file, automatically eliminating errors due to incorrect data entry. When taking data manually, all of the data must be written by hand and then manually entered into a file or spreadsheet. These steps are tedious and potential sources of error.
- Since the PC is driving the measurement and data collection process, data is gathered much faster than can be accomplished manually. Thousands of data points can be acquired in minutes. Manually it could take several days to gather the same amount of data. Once the data is in the designated file, it can be saved as a text file so that it can easily be evaluated or plotted using software programs such as Gnuplot or Excel.

Since most lab instruments have the general purpose interface bus (GPIB) interface, practically any manual lab measurement can be automated.

Background on GPIB

Originally developed by Hewlett Packard as HP-IB, GPIB is a high-speed communication interface which allows interconnection and control of programmable instruments. A controller card, which often resides in a PC, controls a wide variety of test instruments such as logic analyzers, signal and data generators, digital voltmeters, and power supplies. GPIB was standardized by the IEEE and is now known by the three names GPIB, HP-IB, and IEEE-488 bus. Further information regarding GPIB can be found on the world wide web at http://www.ni.com (National Instruments) or http://www.hit.bme.hu/people/papay/edu/GPIB/tutor.htm.

Application Note 929: Jan 11, 2002

Advantages Of An Automated Setup

One advantage of using an automated test setup is that it speeds up the task of characterizing parts. Ideally, the software should be written and debugged in advance, so that when parts are available, valuable time is not spent writing and debugging software code. For our test setup, Visual C++ was selected as the programming language.

With a functional automated test setup, some of the more difficult data converter plots such as integral non-linearity (INL), differential non-linearity (DNL), and fast Fourier transform (FFT) plots can be made available within minutes.

Modular software allows re-use for other programs. With flexible code, the software can be easily modified for other converters with different speeds and resolutions.

Another key advantage of an automated setup is that the design engineer doesn't need to know the equipment and instruments intimately since the software automatically programs all of the instrument settings. Although a fundamental knowledge of the equipment is still essential to insure accurate results. While the tests are running, the engineer often does not have to be physically present. Often, the tasks of supervising tests and obtaining data are delegated to a lab technician, thus freeing up the engineer even more.

Setup Requirements

GPIB Interface Card

The GPIB interface card plugs into one of the PC expansion slots and allows the PC to communicate with any test instrument that has a GPIB Interface. One GPIB cable is necessary for each instrument. The instruments are interconnected using a serial daisy-chain starting from the PC and ending at the last instrument. Each instrument requires a unique GPIB address. The available addresses are 0 through 31. The number of instruments that can be on the GPIB Bus depends on the length of cables and how they are connected. In practical applications up to 10 instruments have been connected at the same time.

Pattern Generator

The pattern generator creates all of the I/O data patterns used to communicate with the deviceunder-test (DUT). Since, in this example, the ADC has a serial output, the pattern generator is also used to provide the signals that control the timing for the de-serializer board. A deserializer board allows the logic analyzer memory to be used more efficiently. The serial peripherals interface (SPI) signals (clock, data, and chip-select) are derived from the pattern generator. For the two-wire I²C interface, the clock and data signals are generated. Since the I²C data line is bi-directional, a circuit with open collector buffers is required.

The data patterns are loaded via the GPIB interface. The GPIB interface also controls the setup of the pattern generator.

Logic Analyzer

For an ADC, the logic analyzer is used to capture the conversion data and store it in a file. Setup of the logic analyzer is controlled by the GPIB, but due to speed constraints of the GPIB our data file was transferred to the PC through a local area network (LAN).

Signal or Pulse Generators

Two signal/pulse generators are necessary. One is used to generate the conversion clock (or sample frequency). The other is used to generate the ADC input signal (or test frequency). The signals from both units should be synchronized. This is called coherent testing. Note that the conversion clock generator drives the pattern generator.

Power Supplies

Supply voltages need to provide power to the DUT and the de-serializer board. These supplies can be programmable if desired to further automate the test setup.

DC Power Source

A clean DC power source is needed to provide voltage reference for the ADC or DAC. The Datel Calibrator was used in our setup.

De-Serializer Board

This circuit is used to convert the serial data output of an ADC to a parallel format, so that the data can be captured by the logic analyzer more efficiently. Although the data could be deserialized by the code, the parallel format makes better use of the logic analyzer memory.

Figure 1 illustrates how the instruments are interconnected to the PC and to each other. For parallel interface ADCs, the de-serializer board is not needed.




Figure 1. Interconnection of equipment for serial or parallel-output ADC

Software

The software was developed using Visual C++ and is compatible with Win95/98 or Windows NT. The programs were all written in Windows using the GUI interface, making it user-friendly.

One of the key features of the software is the initialization feature called INIT or SETUP (see Figure 3). When the operator clicks on this feature, it sets up the correct patterns in the pattern generator, and sets up the logic analyzer so that it is ready to capture the data. The operator never has to touch the instruments other than to make sure that they are powered up and connected properly.

The software allows the operator to select the converter sample rate and the resolution of the device. It also allows control of the number of samples taken. While the conversions are occurring, the data is written to a file.


There are two programs used, one for control and data acquisition, and the second for analyzing the data. The control and acquisition program controls the data generator and acquires data from the logic analyzer. The analysis software calculates INL, DNL, and FFTs.

Software can also be developed for other tests such as zero-scale error, full-scale error, and gain error. This however requires a software servo loop and is a topic for another application note.

The analysis software is a universal program that can be used to analyze the data for any ADC. Below are example screens of the software.

1. ACQUIRE DATA 3. FFT/D	YNAMIC PERFORMANCE 5 HISTOGRAM/DNL/INL (SINE)
2 TETRAWINDOW 4 HISTO	GRAM/DNL/INL (RAMP) 6. INITIALIZE EQUIPMENT
4096 Point FFT with 2048 resulting Points Computing FFT and Magnitude Normalizing the Data tetps = 9766Hz SNR=66.91dB SNDR=66.56dB THD=-73.17dB SFDR=80.29dB EN08=10.76bits Tone Actual Freq Bin Freq Magnitude Fund 2060629Hz 2050626Hz +0.00dB HD2 4121252Hz 4121252Hz +0.0248 HD3 6191878Hz 6161878Hz +66.93dB HD4 8242504Hz 8242504Hz +93.08dB HD5 10303130Hz 10303130Hz +96.12dB DC Officet 2050.185 L58	Number Of Points 4096 Desired Sample Freq (Hz) 4000000 Actual Sample Freq 40001536 Desired Test Freq (Hz) 2000000 Actual Test Freq 2060628 Number of Cycles Prime 211 # of Samples for in/dnl 524298 Delta F 9766 CALCULATE OPTIONS
FFT COMPLETE	QUIT

Figure 2. Screen for Test81



💥 Serial	_
Control Byte START SEL 2 SEL 1 SEL 0 SGL/DIF UNI/BIP PD1 PD0	Number of Points 8192 16384 32768 131072 66536 262144 524288 1048576
DG2020 CONTINOUS LOI Output Filename RUN SETU INSTRUCTIONS	DP SINGLE MODE

Figure 3. Screens for control

Operation

To perform an FFT or test for INL or DNL, the test frequency and sample frequency must be properly selected to insure: (1) that all digital codes in the converter are exercised, and (2) that the signal-to-noise and harmonic distortion measurements are not compromised by the test methodology. Using the prime number approach, a prime number of test-tone cycles is acquired, which results in no discontinuity between the data endpoints. This method produces a spectrally pure result, where the test-tone and harmonics are each contained in one frequency bin. That is, an FFT has discrete frequency bins of finite bandwidth. Properly selected sample and test-tone frequencies result in all the energy from the test-tone appearing in a single frequency bin. It is important that the conversion clock generator and test-tone generator be synchronized for coherent testing.

For example, given a sample frequency $f_{SAMPLE}=100$ ksps, a test-tone frequency $f_{TEST}=1$ kHz, and the number of points acquired, N=4096, we can determine what frequencies should be used. The bandwidth of each frequency bin is given by $f_{SAMPLE}/N=24.41$. Round this result up this to 25Hz. Now recalculating the sample frequency yields 25 • N=102.4ksps. To determine the test-tone frequency, start with $f_{TEST}/25=40$. Choose the closest prime number to 40, which is 41. This yields a recalculated test-tone frequency of $41 \cdot 25=1025$ Hz. Note that f_{TEST} is a rational number and can readily be loaded into most signal generators. An irrational number would cause leakage in the FFT and lead to an erroneous SNR. A single-sided FFT will have 2048 (N/2) bins. Given that each bin is 25Hz wide the FFT should extend to 51.2kHz, which is exactly $f_{SAMPLE}/2$. All the test-tone energy should be in the 41st bin or at 25 • 41=1025Hz.

The function generator used for the test frequency should have low distortion. If a low distortion signal generator is not available a filter can be used to reduce harmonics.

Use the following steps to complete the data collection process:

- Click the INIT button so that the logic analyzer and pattern generator can be set up.
- Enter a filename where the conversion data will be stored.
- If necessary, select the resolution of the converter being tested. This is usually set up to default to the proper value.
- Select the number of points in the FFT or number of conversions.
- Click the "RUN" button. At this point the program will set the converter up, begin conversions and capture the desired amount of conversion data. The data will then be saved in the desired file.

After the data has been saved, the file can then be loaded into Test81 or any other program that computes the desired information from the raw conversion data.

The FFT results can be plotted showing various harmonics or spurs associated with the measurement. In addition, the dynamic performance numbers are shown in the control window and on the plot. These include the SFDR, SNR, SINAD, THD, and ENOB. Each harmonic (up to the fifth) is denoted along with the frequency and relative level.

The INL and DNL can be computed using a linear ramp signal at the ADC input or using the sine histogram method. The sine histogram method has the advantage of using a clean sinusoid rather than having to generate a highly linear ramp. For applications with AC input signals, the sine histogram method is a better barometer of ADC performance because it provides test data for AC inputs, unlike some converters that are only tested with DC input signals.

To set up the sine histogram INL/DNL tests, run the prime cycle calculation. This insures that all the code bins will be exercised and the overall histogram will have a sinusoidal probability distribution¹. The converter should be slightly overdriven. This will overfill the first and last bins of the histogram, but this data is thrown out. The offset and gain is automatically calculated and the DNL and INL plots are produced.

Below are example plots plotted with Gnuplot.




Figure 4. Dynamic performance (FFT) Plot




Figure 5. Histogram plot




Figure 6. DNL plot




Figure 7. INL plot

1. J. Doernberg, H.S. Lee, D.A. Hodges, "Full-Speed Testing of A/D Converters," IEEE J. Solid-State Circuits, vol. SC-19, no.6, pp. 820-827, Dec. 1984.

January 2002